Integrated quantized inductor and fabrication method thereof

ABSTRACT

The present invention relates to RFIC process design kits and microelectronics device technologies. More particularly, the invention relates to inductors, transformers, resonators, and electromagnetic (EM) guard rings implemented in one chip. Integrated quantized power transformer, having a primary winding and multiple secondary windings comprised of a plurality of identical inductor sections and with a shielded commune ferromagnetic layer ring, placed outside of the active chip area between the seal ring and pad-ring enhanced area. Inside of active chip area, proximity to the related linear RF components are placed sensitive inductors, balun-transformers, resonators, separately protected by EM guard rings, where each quantized inductor serves as an EM antenna, wherein one node is open, and the second one is tied to the ground. The inductor section represents one turn and includes two stacked metal layers with identical area and configuration, separated by dielectric layers, winding around the insulated ferromagnetic layer, and interconnected by via. The inductor section for resonator is comprised of a layout-adjustable parallel connected capacitance, placed on the top. The electrical parameters of quantized inductors, transformers and resonators depends only on the number of consecutively connected inductor sections by via. The fabrication is compatible with integrated circuit manufacturing such as CMOS, BICMOS, BCD, FinFET technologies with additional lithography processing and thin film physical vapor deposition of one or a combination of several ferromagnetic materials: Fe 2 O 3 , FeOFe 2 O 3 , NiOFe 2 O 3 , CuOFe 2 O 3 .

PATENT CITATIONS

Filing Publication Cited Patent date date Applicant Title U.S. Pat. No. 5,497,137 Dec. 16, 1993 Mar. 5, 1996 Murata Chip type transformer Manufacturing Ltd U.S. Pat. No. 5,075,641 Dec. 4, 1990 Dec. 24, 1991 Iowa State University High frequency oscillator comprising c0- integrated thin film resonator and active device U.S. Pat. No. 5,877,667 Aug. 1, 1996 Mar. 2, 1999 Advanced Micro On-chip transformer Devices U.S. Pat. No. 4,497,137 * Oct. 5, 1982 Feb. 5, 1985 Energy Conservation Weather strip Associates Incorporated U.S. Pat. No. 4,547,961 * Jul. 30, 1982 Oct. 22, 1985 Analog Devices, Method of manufacture Incorporated of miniaturized transformer U.S. Pat. No. 4,717,901 * Apr. 6, 1987 Jan. 5, 1988 Siemens Electronic component, Aktiengesellschaft especially for a chip inductance U.S. Pat. No. 4,785,345 * May 8, 1986 Nov. 15, 1988 American Telephone Integrated transformer And Telegraph Co., structure with primary At&T Bell Labs. winding in substrate U.S. Pat. No. 5,070,317 * Jan. 17, 1989 Dec. 3, 1991 Bhagat Jayant K Miniature inductor for integrated circuits and devices U.S. Pat. No. 5,414,402 * Nov. 16, 1993 May 9, 1995 Murata Multi-layer substrate Manufacturing Co., Ltd. U.S. Pat. No. 5,477,204 * Jul. 5, 1994 Dec. 19, 1995 Motorola, Inc. Radio frequency transformer U.S. Pat. No. 5,532,667 * Oct. 11, 1995 Jul. 2, 1996 Hughes Aircraft Low-temperature- Company cofired-ceramic (LTCC) tape structures including cofired ferromagnetic elements, drop-in components and multi- layer transformer U.S. Pat. No. 5,548,265 * Apr. 11, 1994 Aug. 20, 1996 Fuji Electric Co., Thin film magnetic Ltd. element U.S. Pat. No. 5,572,179 * Jan. 10, 1995 Nov. 5, 1996 Fuji Electric Co., Thin film transformer Ltd. U.S. Pat. No. 5,598,327 * Jan. 28, 1994 Jan. 28, 1997 Burr-Brown Planar transformer Corporation assembly including non- overlapping primary and secondary windings surrounding a common magnetic flux path area U.S. Pat. No. 6,194,774 * Mar. 10, 1999 Feb. 27, 2001 Samsung Electronics Inductor including Co., Ltd. bonding wires U.S. Pat. No. 6,365,930 * Jun. 1, 2000 Apr. 2, 2002 Stmicroelectronics Edge termination of S.R.L. semiconductor devices for high voltages with resistive voltage divider U.S. Pat. No. 6,437,658 * May 22, 2001 Aug. 20, 2002 Triquint Three-level Semiconductor, Inc. semiconductor balun and method for creating the same U.S. Pat. No. 6,597,593 Jul. 12, 2000 Jul. 22, 2003 Sun Microsystems, Powering IC chips using Inc. AC signals U.S. Pat. No. 6,608,363 * Mar. 1, 2001 Aug. 19, 2003 Skyworks Solutions, Transformer comprising Inc. stacked inductors U.S. Pat. No. 6,608,545 * Jan. 22, 2001 Aug. 19, 2003 Nucleus Ecopower Planar transformer Limited U.S. Pat. No. 6,801,114 Jan. 23, 2002 Oct. 5, 2004 Broadcom Corp. Integrated radio having on-chip transformer balun U.S. Pat. No. 6,806,558 Apr. 11, 2002 Oct. 19, 2004 Triquint Integrated segmented Semiconductor, Inc. and interdigitated broadside- and edge- coupled transmission lines U.S. Pat. No. 6,809,581 Apr. 23, 2002 Oct. 26, 2004 Broadcom Corp. Integrated circuit low noise amplifier and applications thereof U.S. Pat. No. 6,882,240 Mar. 22, 2004 Apr. 19, 2005 Triquint Integrated segmented Semiconductor, Inc. and interdigitated broadside- and edge- coupled transmission lines U.S. Pat. No. 6,914,509 * Jul. 2, 2003 Jul. 5, 2005 Via Technologies Transformer former Inc. between two layout layers U.S. Pat. No. 7,084,728 Dec. 15, 2003 Aug. 1, 2006 Nokia Corporation Electrically decoupled integrated transformer having at least one grounded electric shield U.S. Pat. No. 7,288,417 Jan. 6, 2005 Oct. 30, 2007 International On-chip signal Business Machines transformer for ground Corporation noise isolation U.S. Pat. No. 7,504,587 * Aug. 26, 2004 Mar. 17, 2009 Semiconductor Parallel wiring and Technology integrated circuit Academic Research Center U.S. Pat. No. 7,545,059 Feb. 9, 2007 Jun. 9, 2009 Analog Devices, Inc. Chip-scale coils and isolators based thereon U.S. Pat. No. 7,683,654 Mar. 23, 2010 Analog Devices, Inc. Signal isolators using micro-transformers U.S. Pat. No. 7,692,444 Jul. 6, 2006 Apr. 6, 2010 Analog Devices, Inc. Signal isolators using micro-transformers U.S. Pat. No. 7,719,305 Jan. 22, 2008 May 18, 2010 Analog Devices, Inc. Signal isolator using micro-transformers U.S. Pat. No. 7,733,205 May 10, 2006 Jun. 8, 2010 Nokia Corporation Electrically decoupled integrated transformer having at least one grounded electric shield U.S. Pat. No. 7,821,372 Dec. 31, 2008 Oct. 26, 2010 Taiwan On-chip transformer Semiconductor BALUN structures Manufacturing Co., Ltd. U.S. Pat. No. 7,920,010 Apr. 5, 2011 Analog Devices, Inc. Signal isolators using micro-transformers U.S. Pat. No. 8,106,739 Jun. 12, 2008 Jan. 31, 2012 Advanced Magnetic Magnetic induction Solutions United devices and methods for producing them U.S. Pat. No. 8,189,693 Sep. 30, 2009 May 29, 2012 Infineon Digital signal transfer Technologies Ag method and apparatus U.S. Pat. No. 8,477,053 Nov. 18, 2011 Jul. 2, 2013 Analog Devices, Inc. ADC with resolution detector and variable dither U.S. Pat. No. 8,558,344 Oct. 14, 2011 Oct. 15, 2013 Analog Devices, Inc. Small size and fully integrated power converter with magnetics on chip U.S. Pat. No. 8,736,343 Mar. 31, 2011 May 27, 2014 Analog Devices, Inc. Signal isolators using micro-transformers U.S. Pat. No. 8,786,393 * Feb. 5, 2013 Jul. 22, 2014 Analog Devices, Inc. Step up or step down micro-transformer with tight magnetic coupling Small size and fully U.S. Pat. No. 8,907,448 Aug. 27, 2013 Dec. 9, 2014 Analog Devices, Inc. integrated power converter with magnetics on chip U.S. Pat. No. 9,293,997 Mar. 14, 2013 Mar. 22, 2016 Analog Devices Isolated error amplifier Global for isolated power supplies US20030197575 * Apr. 23, 2002 Oct. 23, 2003 Rozieh Rofougaran Integrated circuit low noise amplifier and applications thereof US20040178861 * Mar. 22, 2004 Sep. 16, 2004 Triquint Integrated segmented Semiconductor, Inc. and interdigitated broadside- and edge- coupled transmission lines US20040196132 * Jul. 2, 2003 Oct. 7, 2004 Jay Yu Transformer formed between two layout layers US20050056455 * Aug. 26, 2004 Mar. 17, 2005 Semiconductor Parallel wiring and Technology integrated circuit Academic Research Center US20050128038 * Dec. 15, 2003 Jun. 16, 2005 Nokia Corporation Electrically decoupled integrated transformer having at least one grounded electric shield US20060125046 * Sep. 28, 2005 Jun. 15, 2006 Hyun Cheol Bae Integrated inductor and International method of fabricating the same On-chip signal US20060148106 * Jan. 6, 2005 Jul. 6, 2006 Business Machines transformer for ground Corporation noise isolation US20060202789 * May 10, 2006 Sep. 14, 2006 Nokia Corporation Electrically decoupled integrated transformer having at least one grounded electric shield US20060250155 * Jul. 6, 2006 Nov. 9, 2006 Baoxing Chen Signal isolators using micro-transformers US20070001794 * Sep. 16, 2004 Jan. 4, 2007 Alford Neil M Dsl modem and transformer US20070258513 * Jul. 11, 2007 Nov. 8, 2007 Bernhard Digital signal transfer Strzalkowski using integrated transformers with electrical isolation US20080030080 * Feb. 9, 2007 Feb. 7, 2008 Baoxing Chen Chip-scale coils and isolators based thereon US20080136442 * Jan. 22, 2008 Jun. 12, 2008 Baoxing Chen Signal isolator using micro-transformers US20080169834 * Dec. 27, 2007 Jul. 17, 2008 Baoxing Chen Signal isolators using micro-transformers US20100014568 * Sep. 30, 2009 Jan. 21, 2010 Bernhard Digital Signal Transfer Strzalkowski Method and Apparatus US20100134139 * Nov. 10, 2009 Jun. 3, 2010 Analog Devices, Inc. Signal isolators using Taiwan micro-transformers US20100164667 * Dec. 31, 2008 Jul. 1, 2010 Semiconductor On-chip transformer Manufacturing Co., balun structures Ltd. US20100188183 * Jun. 12, 2008 Jul. 29, 2010 Advanced Magnetic Magnetic Induction Solutions Limited Devices And Methods For Producing Them US20110175642 * Jul. 21, 2011 Analog Devices, Inc. Signal isolators using micro-transformers CN103650075A * Jun. 29, 2012 Mar. 19, 2014

 

Isolated power converter

with magnetics on chip CN104160513A * Jul. 12, 2012 Nov. 19, 2014

 

Small size and fully

integrated power converter with magnetics on chip WO2002005076A2 * Jul. 6, 2001 Jan. 17, 2002 Sun Microsystems, Powering ic chips using Inc. ac signals WO2002005076A3 * Jul. 6, 2001 May 10, 2002 Sun Microsystems Powering ic chips using Inc ac signals WO2013003788A1 * Jun. 29, 2012 Jan. 3, 2013 Analog Devices, Inc. Isolated power converter with magnetics on chip A small size and fully WO2013036323A2 * Jul. 12, 2012 Mar. 14, 2013 Analog Devices, Inc. integrated power converter with magnetics on chip A small size and fully WO2013036323A3 * Jul. 12, 2012 May 15, 2014 Analog Devices, Inc. integrated power converter with magnetics on chip U.S. Classification 336/200, 336/223, 336/183, 336/181, 336/232 International Classification H01F17/00 Cooperative Classification H01F17/0033 European Classification H01F17/00A4

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to Radio Frequency Integrated Circuit (RFIC) devices and more particularly to inductors, transformers, resonators and electromagnetic guard rings on the chip as well as other applications such as mixed signal integrated circuits (MSIC), systems on the chip (SOC), and microelectromechanical systems (MEMS).

There have been various attempts shown in the prior art to construct workable chip type transformers, inductors and resonators. One such attempt is shown in U.S. Pat. No. 5,497,137 entitled “Chip type transformer” issued to Yasuhiro Fujiki, Japan in which a balanced-unbalanced (balun) type transformer is constructed as a chip type transformer in which there is a laminate having five dielectric substrates superimposed on one another. A ground connection is formed on one main surface of the dielectric substrate and a ground connection is formed on the main surface of the dielectric substrate. A connecting electrode is formed on one main surface of the second dielectric substrate and a strip line is formed on one main surface of the third dielectric substrate. The strip line consists of a spiral portion and a second spiral portion. A second spiral strip line and a third spiral strip line are formed on one main surface of the fourth dielectric substrate and the second strip line and the third strip line are electromagnetically connected with the portion of the strip line and the second portion respectively.

The U.S. Pat. No. 5,075,641 entitled “High frequency oscillator comprising co-integrated thin film resonator and active device” issued to Robert J. Weber at all from Iowa State University, described a co-integrated high frequency oscillator including a thin film resonator and active devices formed on the same semiconductor substrate and by a process which is compatible with formation of both the thin film resonator and the active devices. The processes utilized in formation of the thin film resonator are adapted to microelectronic processing techniques such that the steps of formation of the active devices and the thin film resonator can be intermixed to the degree necessary to allow, for example, the metallization layers to serve as elements both of the active devices and the thin film resonator.

Another such attempt is disclosed in U.S. Pat. No. 5,877,667 entitled “On-chip transformers” invented by Donald I. Wollesen issued to AMD (CA) in which various embodiments of on chip-transformers constructed in separate metal layers in an insulator that serves as a dielectric which is formed on a substrate such as a silicon substrate. Windings with currents flowing in a first direction are constructed in a first metal layer and windings with currents flowing a second direction are constructed in a second metal layer. Windings in the first metal layer are connected to windings in the second metal layer by connectors such as vias. The transformer can be constructed in a balun layout, an autotransformer layout, a layout with the secondary separated from the primary, a layout with the secondary separated the primary and rotated with respect to an axis of the primary, a layout in which the transformer is a two stage transformer and with the first stage constructed orthogonal to the second stage, or a transformer in which the windings are constructed in a toroidal layout.

In general, when designing RFIC layout there are many challenges. High among those challenges is ensuring that the inductors work as expected. In addition to making sure that they have the right L and Q values. Isolation is a major consideration. Inductors take up a lot of room relative to active devices, especially at advanced nodes. Floor planning is a critical step. The performance of the entire design hinges on the inductor physical design. It is crucial to have the ability to look at circuit level effects, to adjust the geometric configuration of layers after extraction net list from the layout view and resimulation. Many designers today simply rely on Proses Design Kits (PDK) devices and models, but more is needed for low power RFIC operated at multi gigahertz frequency. Different floor planning has a different electromagnetic parasitic impact on inductors, transformers, resonators, active devices and low impedance tracks.

2. Summary of the Invention

In accordance with the present invention on-chip quantized inductor has a plurality of inductor sections and shielded ferromagnetic coils, wherein each inductor section represents one turn and includes two stacked metal layers with identical area and configuration, winding around the insulated ferromagnetic layer(s) and interconnected by via. Inductance of inductor depends only for the number of consecutively connected inductor sections. On-chip AC power transformer having a primary winding and multiple secondary windings comprised a commune ferromagnetic shielded ring and is placed out of the active chip area between seal ring and pad ring enhanced area. The sensitive balanced-to-unbalanced device called balun, transformers, resonators, and inductors, composed from quantized inductors, are placed inside of the active chip area proximity to related linear components, and are protected separately by EM guard rings. Each EM guard ring comprising a plurality of shielded quantized inductors with a commune ferromagnetic coil, wherein one node of each inductor is open and second one is tied to the ground and serves as an antenna. The on-chip resonator is composed of a quantized inductor having a number of inductor sections, and the same number of parallel connected capacitor sections, placed on the top of inductor sections wherein the total value of the capacitor can be adjusted during IC physical design after extraction netlist from layout view and resimulation in order to achieve the best Q-factor.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings incorporated in and forming a part of the specification, illustrate the present invention, and together with the description serve to explain the principles of the invention. In the drawings:

FIG. 1 illustrates the first preferred embodiment of the present invention showing a plan view of the chip with quantized AC power transformer, placed outside of active chip aria, and balun, transformer, inductors and resonators, placed inside of chip area;

FIG. 2 illustrates the floor planning of one inductor section, composed from two identical metal layers and via;

FIG. 3 illustrates the vertical cross section view of inductor section.

FIG. 4 illustrate the second preferred embodiment of a quantized inductor, composed from inductor sections, ferromagnetic coil, vias, shielding metal layers and input-output metal connection.

FIG. 5 illustrates the schematic of a complete 1.5 GHz, 8 mW single-ended low noise amplifier (LNA).

FIG. 6 illustrates the thread preferred embodiment of present invention showing layout floor planning of a complete 1.5 GHz, 8 mW single-ended LNA with EM guard rings on the chip.

FIG. 7 illustrates the schematic of differential amplifier with balun.

FIG. 8 illustrates the forth preferred embodiment of present invention showing layout floor planning of differential amplifier with balun and separated EM guard rings on the chip.

FIG. 9 illustrates the schematic model of on-chip resonator.

FIG. 10 illustrates layout floor planning of one capacitor section (pitch), which will be placed on the top of inductor section in quantized resonator.

FIG. 11. illustrates the fifth preferred embodiment of present invention showing layout floor planning of resonator with EM guard ring.

FIG. 12. Illustrates an example of prior art showing partial planar chip view of a differential amplifier with balun and inductors.

DETAILED DESCRIPTION

Turning now to the drawings.

FIG. 1 is a general plan view of the chip 1 with on-chip quantized AC power transformer, having a primary winding 8 and multiple secondary winding 9, a commune ferromagnetic coil ring 3, shielding metal rings 4 and placed out of active chip area 5 between seal ring 2 and pad-ring enhanced area 6. Inside of active chip area 7 proximity to related sensitive linear active components are placed balun 10, and inductors 18, 19 and 20, wherein inductors are protected from inside and outside electromagnetic (EM) impact by EM guard rings 24.

FIG. 2 illustrates the floor planning of one inductor section 6, composed from two identical metal layers 1 and 2 winding around ferromagnetic layer 5, and interconnected by via 3 and 4;

FIG. 3 illustrates the vertical cross section view of inductor section, were ferromagnetic layer 5 is insulated by SiO₂ or Si₃N₄ layers 6, shielded by bottom 10 and top 14 metal layers, interconnected by via 13. Inductor sections are composed from identical shapes of metal 1 and 2, interconnected by via 3 and 4. Input and output of inductor are implemented on top metal layer 15 interconnected by via 11 placed on respective via 4. Inductor is fabricated using CMOS, BICMOS, BCD, FINFET or MEMS processing. In order to minimize EM impact of inductors to active components and M1, M2, M3, M4, M5, M6, M7 routings it is required to start implementation of bottom shielding metal layer 10 up to metal 8.

FIG. 4 illustrate the second preferred embodiment of a quantized inductor, composed from inductor sections 6, ferromagnetic coil 5, vias 3, 4, shielding metal layers 10, 14 and input-output metal connection 15 by via 11 on respective via 4.

FIG. 5 illustrates the schematic of a complete 1.5 GHz, 8 mW single-ended low noise amplifier (LNA), as an example for physical implementation of present invention.

FIG. 6 illustrates the thread preferred embodiment of present invention showing layout floor planning of a complete 1.5 GHz, 8 mW single-ended LNA with EM guard rings on the chip were 15 and 16 represents inside and outside EM guard rings. 18,19 and 20 represents small quantized inductors respectively 7 nH, 21 nH and 1.4 nH. There one inductor section has the value of L=0.7 nH. 22 and 23 represents partial EM guard sections with two inductors-antenna tied to the ground.

FIG. 7 illustrates the schematic of differential amplifier with balun as an example for physical design implementation according to present invention.

FIG. 8 illustrates the forth preferred embodiment of present invention showing layout floor planning of differential amplifier with balun and separated EM guard rings on the chip. In comparison with prior art showing in FIG. 12. floor planning takes less rooms, current flow, symmetry, balancing and insulation are better.

FIG. 9 illustrates the schematic model of on-chip resonator as an example for physical design implementation according to present invention.

FIG. 10 illustrates layout floor planning of one capacitor section (pitch), which will be placed on the top of inductor section in quantized resonator.

FIG. 11. illustrates the fifth preferred embodiment of present invention showing layout floor planning of resonator with EM guard ring were 5 represent ferromagnetic layers, 25—output resistor, parallel connected to the quantized capacitor, 28—shows two peripheral adjustable capacitor sections, 27 represent the metal ring connected to the ground and to the first node of guard ring quantized inductor, 26 represent the open second node of guard ring quantized inductor which serves as EM antenna.

FIG. 12. Illustrates an example of prior art showing partial planar chip view of a differential amplifier with balun and inductors. 

What is claimed is:
 1. An on-chip quantized inductor comprising a plurality of inductor sections and shielded ferromagnetic coil, wherein each inductor section represents one turn and includes two stacked metal layers with identical area and configuration, winding around the insulated ferromagnetic layer(s) and interconnected by via.
 2. The on-chip quantized alternative current (AC) power transformer of claim 1, having a primary winding and multiple secondary winding, comprising a commune ferromagnetic coil ring, shielded and placed out of the active chip area between the seal ring and pad-ring enhanced area, wherein the parameters depend only on the number of consecutively connected inductor sections, and can be adjusted during physical design, extraction netlist from layout view, and resimulation.
 3. The on-chip quantized transformer, balanced-to-unbalanced device called balun, and inductor of claim 1 placed inside of active chip area proximity to related sensitive linear active components, wherein inductors are protected from inside and outside electromagnetic (EM) impact by EM guard rings.
 4. EM guard ring of claim 3 comprising a plurality of shielded quantized inductors with commune ferromagnetic coil, wherein one node of each inductor is open and second one is tied to the ground and serves as an EM antenna.
 5. An on-chip resonator compressing a quantized inductor of claim 1, and the same number of parallel connected metal-oxide-metal (MOM) capacitor sections, placed on the top of inductor sections wherein the total capacitor value can be adjusted during physical design, extraction net list from layout view and resimulation, in order to achieve the best Q-factor.
 6. Ferromagnetic coil of claim 1 compressing at list one insulated and shielded ferromagnetic layer, fabricated using CMOS, BICMOS, BCD, MEMS or FINFET technologies with additional lithography processing and thin film physical vapor deposition of one or combination of several follower ferromagnetic materials: Fe₂O₃, FeOFe₂O₃, NiOFe₂O₃, CuOFe₂O₃. 